Abstract -We explore the performance limits of monolayer InSe n-type and p-type FETs by means of first-principle simulations of carrier transport in nanoscale devices. We evaluate the impact on device performance of different device parameters, such as channel length, oxide thickness, and gate underlap. Finally, we assess the operation of a 32-bit CMOS ALU, based on InSe FETs with 10-nm channel length, for both high-performance and low-power applications, and find promising figures of merit with respect to CMOS and other beyond-CMOS proposals.
First-Principles Simulations of FETs Based
on Two-Dimensional InSe
I. INTRODUCTION
T HE semiconductor electronics community has found in the two-dimensional (2D) flatland [1] exciting opportunities to explore new materials and new device concepts to push further the limits of complementary metal-oxidesemiconductor technology. In the last decade, impressive progress has been made in the synthesis of 2D materials and working devices based on Transition Metal Dichalcogenides (TMDs) [2] or phosphorene [3] have already been demonstrated. Some issues, mainly regarding controllable doping and low contact resistance at interfaces of different dimensionality [4] still need to be solved, but progress is rapid and no intrinsic limitations appear.
Following the path opened by TMDs, monochalcogenides (e.g., GaS, GaSe, GaTe, and InSe) are receiving increasing attention [5] . Among them, InSe has recently revealed exciting electronic and optical properties when synthetised in few-layers, showing room temperature mobility of ∼2 × 10 3 cm 2 /Vs, and a strong photoresponse of 34.7 mA/W [6] - [9] ; and it has being demonstrated to be a promising candidate for flexible photonics [10] and photovoltaics [11] . The high mobility and 1.5 eV semiconducting gap make InSe particularly appealing for ultra-thin digital electronics being a potential natural compromise between silicon, for its similar gap, and graphene, for its high mobility and twodimensional nature. However, in-depth transport investigations and studies of its potential performance in integrated circuits are required [26] .
In this work, we investigate the potential performance of n-and p-type monolayer InSe Field Effect Transistors (FETs) through multi-scale simulations [12] . The approach combines different levels of physical abstraction: i) Density Functional Theory (DFT) to calculate the electronic properties of monolayer InSe [15] , ii) Maximally Localized Wannier Functions (MLWF) [18] to express the Hamiltonian in terms of a tight-binding (TB) basis and iii) the Non-Equilibrium Green Functions framework [28] to compute transport self-consistently with the 2D Poisson equation, in order to determine device performance in the ballistic regime [19] . As scattering mechanisms may be present in the device, specially for the longer channels, the calculated values should be considered as an upper limit of InSe FETs performance.
The operation of the InSe FET is evaluated according to the most recent International Technology Roadmap for Semiconductors (ITRS) requirements for CMOS technology [13] focusing on the impact of short channel effects (SCE) and fabrication constraints. Finally, the performance of a 32-bit Arithmetic Logic Unit (ALU) is investigated and compared to some of the recently proposed beyond-CMOS devices.
II. SIMULATION
Monolayer (1L) InSe has a honeycomb lattice with 2 atoms of Se and 2 atoms of In, placed at inequivalent positions, comprising a 4-atom stack with sequence Se-In-In-Se. The In-In and In-Se distances are 2.79 Å and 2.65 Å, respectively, and the whole layer thickness is 5.38 Å (see Fig. 1a ) [14] . The 1L InSe bandstructure is studied with first principle calculations, exploiting the Quantum Espresso (QE) suite [15] . A Perdew-Burke-Ernzerhof exchange-correlation functional, based on the Generalized Gradient Approximation, is considered [16] with norm-conserving pseudopotentials obtained from the SSSP Library [17] . The InSe structure is relaxed within the Broyden-Fletcher-Goldfarb-Shanno algorithm until forces are less than 5 × 10 −3 eV/Å. Energy cutoffs for the charge density and wavefuntion expansions are set to 360 Ry and 60 Ry, respectively, and a vacuum layer of 40 Å in the z direction to avoid interactions with periodic replicas of the system. A 10 ×10 ×1 Monkhorst-Pack grid is used. In Fig. 1b we show the bandstructure on a highly symmetric path, -Y-X-along the 2D Brillouin zone. The conduction band (CB) minimum is located at the -point, while the valence band (VB) maximum is slightly shifted, giving rise to an indirect gap of ∼ 1.5 eV. The CB and VB show 0741-3106 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The Bloch-wave basis set is then mapped onto a MLWF basis set using the Wannier90 package [18] . As can be seen in Fig. 1b , the MLWF Hamiltonian provides an accurate description of the energy bands in the proximity of the CB minimum and VB maximum. The MLWF Hamiltonian is then used to study the performance of n-type and p-type monolayer FETs by means of NanoTCAD ViDES [12] , [19] , [20] , where quantum transport and electrostatics equations are self-consistently solved.
III. RESULTS
A sketch of the studied device is shown in Fig. 1c . A doublegated FET has been considered, with InSe channel embedded in top and bottom SiO 2 with thickness t ox and = 3.9. InSe dielectric constant is under investigation with ≈ 6 being recently measured [21] . We believe that considering a uniform dielectric constant is not affecting the simulation results. L ch , L S/D , and L g indicate the channel, source/drain and gate lengths, respectively. The source and drain are heavily doped with acceptor/donors for n-type/ p-type devices, resulting in energy degeneracy of 0.1 eV, corresponding to a donor and acceptor doping molar fraction of N D = 7.2 × 10 −3 and N A = 9.5 × 10 −2 , respectively. Zig-zag orientation is considered for transport with 60 modes in momentum space.
We have first investigated the impact of source-to-drain tunneling in monolayer InSe FETs, by evaluating their performance as a function of the channel length. Fig. 2 shows the transfer characteristics of the n-type (left) and p-type (right) FETs, with drain-to-source voltage V DS = 0.5 V and equal channel and gate lengths ranging from 2.4 nm up to 12 nm (t ox = 0.5 nm, and L S/D = 7.2 nm). For the shorter channel lengths, source-to-drain tunneling strongly degrades the subthreshold slope and the I on /I off ratio; especially for the n-type device due to the lower electron effective mass (m e = 0.16m 0 ). For the n-type 7.2 nm FET, the sub-threshold swing (SS) is 65 mV/dec and I on /I off is above 2.7 × 10 4 , which is sufficient for HP applications, although a still meaningful source-todrain tunneling degrades the off current for LP applications (I on /I off = 1.66 × 10 5 ). For the longest channels considered Transfer characteristics for the L ch = 7.2 nm n-type and p-type FETs for a) different oxide thicknesses with L g = 7.2 nm; b) for different gate underlaps, with oxide thickness t ox = 0.5 nm.
(9.6 nm and 12 nm) intra-band tunneling is suppressed and SS is ideal (60 mV/dec) and I on /I off > 2.9 × 10 4 for HP and >7.5 × 10 6 for LP. For the p-type FET, the larger hole effective mass (m e = 1.6m 0 ) characterizing the VB maximum yields a strong suppression of the source-to-drain tunneling. Thus, for L ch = 4.8 nm the intraband tunneling degradation is meaningful only for LP applications. For L ch ≥ 7.2 nm, SS and I on /I off saturate (74 mV/dec and 1.2 × 10 4 for HP, and ideal 60 mV/dec and 2.4 × 10 6 for LP) indicating that intra-band tunneling is negligible.
In order to better assess the potential of InSe FETs we have also included in Fig. 2 the I-V characteristic of FETs with MoS 2 channels (dashed gray lines). For the sake of clarity, we have considered only the longest and shortest L ch . The same multi-scale procedure as for InSe has been considered for MoS 2 , and further details about the electronic structure calculation can be found in [25] . The transport simulations assume equal energy degeneracy at source/drain and equal geometrical parameters as for the InSe FETs. As can be seen InSe clearly outperforms MoS 2 nFETs in terms of ON current and ON-OFF ratio while it is more robust than MoS 2 pFETs against intraband tunneling current.
To further evaluate InSe FETs performance along the device parameter space, we have investigated the I -V curves for different oxide thickness (see Fig. 3a) . t ox affects more the p-type rather than the n-type device, causing a variation of I on by a factor of ∼3x for the p-type and ∼1.5x for the n-type when t ox varies from 1.5 nm to 0.5 nm. The reason for this difference can be found in the large asymmetry of the InSe bandstructure at the CB minimum and the VB maximum. The gate capacitance is the series of quantum and oxide capacitances. The larger hole effective mass leads to higher quantum capacitance in p-type devices than in n-type ones, and eventually increases the impact of t ox scaling in the former case. The insulator thickness scaling would, nevertheless, find a physical limitation with the appearance of a gate leakage current that has not been considered in this work.
However, FET scaling does not only face physical constraints (i.e SCEs or gate leakage currents), but also technological limits. Probably, one of the most challenging is the minimum lithography resolution that can be achieved at the sub-10 nm scale [27] . Lithography issues are of special interest because they introduce a source of variability in the gate length, affecting the electrostatic control of the channel, and, therefore, the overall FET operation. The fabrication of devices robust against variations of gate length is, thus, mandatory at the current scale. We have investigated the impact of the gate variability in the InSe FET by modifying the gate length of the n-type and p-type transistors, leaving two channel underlapped regions of lengths (L ch − L g )/2 at the sourceto-channel and channel-to-drain junctions. Fig. 3b shows the transfer characteristics in the semilogarithmic scale for the n-type (top) and p-type (bottom) devices for L ch = 7.2 nm, t ox = 0.5 nm and different underlapping lengths. Although a slight degradation of the OFF current is observed, related to a reduction of the source-to-drain barrier width, the InSe FET behaves well even if the gate size is reduced by 30%. For the p-type device, where the tunneling is alleviated by the large hole effective mass, the impact of the gate length variability is even lower.
Finally, we have assessed InSe FETs performance for logic applications calculating the figures of merit (FoM) of a 32-bit ALU, using the methodology proposed in [23] and [24] , and comparing them against other beyond CMOS devices. However, this comparison should not be interpreted as a detailed performance benchmarking, as the FoM of the compared devices are not based on exactly the same assumptions (different requirements for I off and V dd are used in [24] and in the latest ITRS edition [13] considered here). We have first obtained, from the numerical simulations, the switching delay (τ int = (Q on − Q off )/I on ) and the switching energy (E sw,int = V DD I on τ int ) of p-type and n-type InSe FETs with channel length L ch = 9.6 nm and assuming channel widths W n = 20 nm and W p = 40 nm, to ensure almost equal ON currents. As in [24] we have considered a 15 nm DRAM halfpitch resulting in a interconnect capacitance C ic = 37.8 aF and interconnect delays t ic = 75.4 ps and 13.6 ps for HP and LP, respectively. With the previous numbers, an estimation of τ and E sw of a CMOS inverter is obtained and used to determine the FoM of a 32-bit ALU based on InSe FETs. Specifically, for an inverter with a fan-out 4, following the methodology in [24] , τ/E sw = 1.3 ps/53.4 aJ for HP and 4.43 ps/44.1 aJ for LP. Figure 4a shows E sw versus τ for the InSe FET 32-bit ALU, for HP and LP operation, compared with other logic alternatives (whose data have been extracted from [24] ). For HP, InSe (with τ/E sw = 0.72 ns/50.2 fJ), is comparable with 10 nm planar CMOS technology (indicated with CMOS HP in Fig. 4 ). For LP (2.61 ns/43.2 fJ), the switching delay for InSe is one order of magnitude lower than Si-based CMOS, at the cost of doubling the switching energy. These results must be contrasted cautiously as different values of V dd are considered, but the InSe-based ALU looks competitive with respect to Tunnel FETs and other 2D-material-based devices.
In order to characterize the ALU power consumption, two additional FoM are relevant: the active (P active ) and standby (P stand−by ) power. For a single transistor, P stand−by = V dd I off and P active = α E sw,int /τ int , where α is the activity factor. The latter expression is, however, prone to overestimate P active as it assumes a clock frequency of 1/τ int , which is far beyond practical values. We have extended these calculations to the 32-bit ALU, with the method proposed in [24] , and assuming α ALU = 1/32. Fig. 4b shows P active versus P stand−by for the 32-bit ALU comprised of InSe FETs benchmarked against other beyond CMOS devices. The InSe-based 32-bit ALU (P active /P stand−by = 2.18μW/5.74μW for HP and 0.517μW/0.11μW for LP) is comparable to other beyond CMOS technologies also in terms of power consumption. In summary, InSe FET are competitive with respect to other proposed alternatives to 10-nm CMOS; and the degrees of freedom for V dd and I off enable managing the various tradeoffs.
IV. DISCUSSION
In the quest for a 2D material able to substitute silicon in traditional Field Effect Transistors, monolayer InSe arises as an interesting candidate. We have investigated the ballistic performance of n-type and p-type monolayer InSe FETs by means of a comprehensive multiscale study incorporating DFT calculations, MLWFs, and full self-consistent device simulations based on non-equilibrium Green functions and Poisson equation. The impact of source-to-drain tunneling and fabrication constraints on InSe FETs have also been evaluated, demonstrating the robustness of the transistor operation for channel lengths >7.2nm and >4.8nm in n-type and p-type devices. The InSe FETs has later been used to determine the performance of a 32-bit ALU based on them, showing promising behavior and compliance with the requirements for CMOS technology. In the present work, we have not considered the effect of non-idealities like defects, contact resistance, and scattering with phonons, which could be the matter of further studies, but the results presented here are encouraging in the pursue of monolayer InSe FETs.
